Posts

PCIe Physical Layer Interview Questions on Gen 2 or Gen 3 or Gen 4

1. Why PCIe is a serial protocol? 2. Why do we use scrambling in PCIe? 3. Why do we use 8b/10b or 128b/130b encoding in PCIe Gen 3 or Gen 4? 4. Is scrambling not enough? Why do we still go for 8b/10b or 128b/130b encoding in PCIe? 5. What is DC balance? 6. Which symbols are not scrambled in PCIe? 7. When is scrambling re-started? 8. What is difference between pre-emphasis and de-emphasis? 9. Why do we use pre-emphasis in PCIe? 10. Any connection between equalization and pre-emphasis? 11. Why do we need to replicate Ordered Sets on all lanes? 12. Difference between logical idle and electrical idle? 13. Difference between PAD and IDL? 14. Why SKP is ignored by scrambler? 15. Why do we need Tx or Rx buffers in Physical Layer of PCIe? 16. What is significance of elastic buffer in PCIe physical layer?
17 comments
Read more

Blogs on VLSI ASIC or FPGA Design and Verification Interviews

UVM Interview Questions http://www.asicbaba.com/p/uvm-interview-questions.html System Verilog Interview Questions http://learn-systemverilog.blogspot.in/search/label/Interview SV & UVM Interview Questions http://vlsikt.blogspot.in/2013/05/interview-questions-collection.html Verilog and System Verilog Interview Questions http://corevlsi.blogspot.in/2014/09/verilog-and-system-verilog-interview.html?view=magazine OVM & UVM Interview Questions http://www.testbench.in/IQ_40_TEST_YOUR_UVM_OVM_SKILLS.html UVM Basic and Advanced Interview Questions http://mybrushwithasic.blogspot.in/search/label/Typical%20Interview%20Questions..Doulos%20webinar
1 comment
Read more

System Verilog Assertions(SVA) Interview Questions - smartplay and mobiveil

Why assertions? Where do we write them? What is bind? What is assume? Difference between assert and assume? What is expect? Difference between sequence and property? Practical difference between immediate and concurrent assertions? Can we write assertions in interface and class? Difference between overlapping and non-overlapping assertions? How to assert only once? Special use of assertion coverage? Write an assertion: A high for 5 cycles and B high after 4 non-continuous highs of A and finally both A and B are high? ____|====|_____|======================|______   A ________________________________|=====|______   B
Post a Comment
Read more

AMBA AXI Protocol Interview Questions - Xilinx, Sicon, Ensilica and Mobiveil

Difference between AHB and AXI? Difference between AXI3 and AXI4? What is AXI Lite? Name five special features of AXI? Why streaming support,it's advantages? Write an assertion on handshake signals - ready and valid, ready comes after 5 cycles from the start of valid high? Explain AXI read transaction  What is the AXI capability of data interleaving? Explain out-of-order transaction support on AXI? Explain multiple outstanding address pending? Any flow control mechanism in AXI? How to ensure data integrity on AXI? What is 'last' signal? What are bursts and transfers? Maximum size of a transfer? Write response codes? What is strobing in AXI?
Post a Comment
Read more

PCIe Transaction Layer Interview Questions - Analinear, Cyient and Ensilica

1. What are the functions performed by software layer in PCIe? 2. Difference between gen 2 and gen 3 PCIe protocols? 3. Functions of transaction and data link layers? 4. How FC credits mechanism works? 5. Difference between posted and non-posted transactions? 6. What is split transaction mechanism in PCIe? 7. Why do we need DLLPs? 8. How to corrupt PCIe packets? 9. Different types of routing mechanisms in PCIe? 10. How message packets are routed? 11. What is implicit routing? 12. Which types of packets are routed by ID?
Post a Comment
Read more

PCIe Interview Questions - SmartPlay and Xilinx

1. Significance of TD bit in packet header? 2. Why only Memory Write transactions are posted and why not IO Write transactions? 3. Difference between PCI and PCIe [PCI express]? 4. In which state of LTSSM, Gen 2 and Gen 1 speeds of different PCIe links handled? 5. Why 8b/10b encoding in PHY? 6. WhyPCIe is a serial protocol,why not parallel? 7. What is the size of IO read packet's requested data? 8. Which layer of PCIe has flow control mechanism? 9. Explain flow control mechanism 10. Difference between InitFC and UpdateFC DLLPs? 11. Difference between Cfg0 and Cfg1 packets,read or write ? 12. Difference between PCIe and RapidIO [SRIO] ? 13. What is enumeration in PCIe?
Post a Comment
Read more